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 CMOS REALIZATION OF NEW ALTERNATIVE ACTIVE ELEMENTS 
FOR ANALOG SIGNAL PROCESSING AND THEIR APPLICATIONS 
 SUMMARY 
In the recent times, various novel alternative active elements for analog signal 
processing are introduced. This thesis presents three different types of new 
alternative active elements which are z-copy voltage differencing buffered amplifier 
(ZC-VDBA), z-copy voltage differencing transconductance amplifier (ZC-VDTA) 
and z-copy voltage differencing current conveyor (ZC-VDCC). This thesis also 
focused on current and voltage mode design examples based on these new active 
elements. All of the above active elements were designed in AMS 0.18 µm CMOS 
process.  
First of all, some general information, features, circuit description and CMOS 
structure of fundamental building blocks such as operational transconductance 
amplifier (OTA), third generation current conveyor (CCIII), voltage buffer, dual-
output second generation current conveyor (DO-CCII) were mentioned. These basic 
building blocks are then used for designing new alternative active elements. 
As the next phase, design applications based on the new alternative active elements 
are presented. A new current-mode KHN filter topology is proposed. The proposed 
filter simultaneously provides all the low-pass, band-pass and high-pass transfer 
function with the current input and outputs. Designed filter has low active and 
passive sensitivities, contains two active elements and two grounded capacitors 
which is important for integration. This thesis is also focused on replacement of 
inductor by active floating inductance simulator ones in a third-order elliptic filter 
prototype. A novel circuit configuration for the realization of the voltage mode 
single-input dual-outputs filters are also presented. 
As a last and important step in this thesis, layout and post-layout simulation phases 
are also done for the new alternative active elements. All layout design steps were 
done with respect to rule sets provided by the design kit. Post-layout simulations and 
main characteristics of these new active elements were obtained for full resistor and 
coupled capacitor extracted netlists. To demonstrate the performance of proposed 
circuits, Cadence Spectre simulator is used. Simulation results are found in close 
agreement with theoretical results. 
Employing these new alternative active elements for analog design and using CMOS 
technology for implementation the circuit designers can obtain new possibilites to 
solve their problems. 
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 ANALOG SİNYAL İŞLEME İÇİN YENİ ALTERNATİF ELEMANLARIN 
CMOS GERÇEKLEMESİ VE UYGULAMALARI 
  ÖZET 
Elektronik devre tasarımının önemli ve vazgeçilmez bir yapı grubu olan analog 
tümdevre yapı bloklarının oluşturulmasında, yüksek performanslı çözümler üreten 
CMOS teknolojisi yaygın olarak kullanılmaktadır. Günümüzde, karışık (sayısal ve 
analog) sinyal işleyen sistemlerin iç içe çalışmasını sağlayan CMOS teknolojisi 
ekonomik açıdan da büyük faydalar sağlamaktadır. 
Son yıllarda, hızlı analog sinyal işleyebilen yeni aktif yapı blokları ile yapılan 
çalışmalar dikkat çekmektedir. Klasik aktif filtrelerin yanında modern haberleşme 
sistemlerinin giriş bloklarını oluşturan yüksek doğruluklu süzme, örnekleme ve 
tutma devreleri, osilatörler vb., bu çalışmaların temelini oluşturmaktadır.  
Analog işaret işleyen devrelerin tasarımında, akım modlu devre elemanları her geçen 
gün daha fazla ilgi uyandırmaktadır. Gerilim modlu devrelerle karşılaştırıldığında 
akım modlu devreler genellikle daha geniş band genişliğine ve daha iyi bir dinamik 
aralığa sahip olabilmektedir. Bu yüzden çok sayıda akım modlu devre önerilmekte ve 
gerilim modlu alternatiflerine göre üstün yanları gösterilmektedir. 
Son zamanlarda, analog işaret işleme için birçok sayıda akım modlu yeni alternatif 
aktif eleman tanıtılmıştır. Bu tezde üç değişik tip yeni alternatif aktif elemanın 
CMOS gerçeklemesi sunulmaktadır. Bunlar; z-kopyalı gerilim farkını alan 
tamponlanmış kuvvetlendirici (ZC-VDBA), z-kopyalı gerilim farkını alan geçiş 
iletkenliği kuvvetlendiricisi (ZC-VDTA) ve z-kopyalı gerilim farkını alan akım 
taşıyıcı (ZC-VDCC)’dır. Bu yeni aktif elemanlardan ilk ikisi (ZC-VDBA ve ZC-
VDTA) literatürde bulunan  akım farkını alan tamponlanmış kuvvetlendirici (CDBA) 
ve akım farkını alan geçiş iletkenliği kuvvetlendiricisine (CDTA) alternatif olarak, 
ZC-VDCC ise tamamen yeni bir eleman olarak önerilmiştir.  
Tezin giriş kısmından sonra yeni alternatif elemanların CMOS iç yapılarını oluşturan 
temel yapıtaşları ele alınmıştır. Bu yapılar sırasıyla, işlemsel geçiş iletkenliği 
kuvvetlendiricisi (OTA), üçüncü kuşak akım taşıyıcı (CCIII), gerilim tamponu, çift 
çıkışlı ikinci kuşak akım taşıyıcı (DO-CCII) bloklarıdır. Tezin bu kısmında, temel 
yapı bloklarına ait bazı genel bilgi ve özellikleri, devre tanım bağıntıları ve CMOS iç 
yapılarından bahsedilmiştir. İlk olarak CMOS OTA yapıları incelenmiştir. OTA 
idealde sonsuz giriş ve çıkış empedansına sahip, gerilim kontrollü akım kaynağı 
özelliği gösteren bir devre elemanıdır. Bu kısımda simetrik OTA, kaskot OTA ve 
yeniden düzenlenen Arbel-Goldminz çıkış katı olmak üzere üç farklı OTA yapısı 
incelenmiştir. OTA yapıları yeni alternatif aktif elemanların giriş katlarında 
kullanılmıştır. 
Akım taşıyıcılar, akımın çok farklı empedans seviyelerindeki kapılar arasında 
taşındığı aktif devre elemanları olarak tanımlanabilir. Yeni alternatif aktif 
elemanların Z terminallerinden akan akımın sezilip, ekstra bir Z kopya (ZC) ucuna 
xxiv 
 
aktarılmasında Fabre tarafından önerilen CCIII kullanılmıştır. İki farklı CMOS CCIII 
yapısına ait matematiksel ifadeler ve temel karakteristikler incelenmiştir. Bu 
yapılardan ilki temel olarak translineer döngüden oluşan devre yapısıdır. İkinci 
olarak ise DO-CCII’nin eviren çıkışı Y terminaline kısa devre edilerek gerçeklenen 
yapıdır. 
ZC-VDBA’nın çıkış katını oluşturan gerilim tamponu yüksek empedanslı 
terminalden düşük empedanslı bir çıkış terminali elde edilirken kullanılmıştır. 
Temelde, farksal kuvvetlendirici ve kaynak izleyici bir geribesleme transistöründen 
oluşan CMOS yapı bu kısımda incelenmiştir. ZC-VDCC’nin çıkış katında kullanılan 
DO-CCII yapısı yine bu kısımda incelenmiştir. 
Bir sonraki aşama olarak, bu alternatif yeni aktif elemanlar baz alınarak oluşturulan 
tasarım uygulamaları sunulmuştur. İlk olarak ZC-VDBA tabanlı yeni bir akım modlu 
Kerwin-Huelsman-Newcomb (KHN) süzgeç yapısı önerilmiştir. Merkez frekansı 10 
MHz ve kalite faktörü 0.707 olacak şekilde eleman değerleri seçilmiştir. Önerilen 
süzgeç yapısı, akım modlu giriş ve çıkış uçlarıyla birlikte alçak geçiren, band geçiren 
ve yüksek geçiren geçiş fonksiyonlarını eş zamanlı sağlamaktadır. Ayrıca süzgecin 
band geçiren ve alçak geçiren çıkışları ZC uçlarında elde edilmiş olup bağımsız bir 
yüke aktarılabilmektedir.Tasarlanan süzgeç, iki aktif eleman ve tüm devre tasarımı 
açısından önem arz eden topraklanmış iki kapasite içermektedir. Aktif ve pasif 
elemanların kalite faktörü ve açısal frekansa göre duyarlılıkları eşit ve genlik olarak 
0.5’tir. 
Tezde ikinci uygulama olarak, üçüncü dereceden alçak geçiren eliptik süzgeç 
prototipi, bobin yerine kullanılan yüzen aktif endüktans benzetimi ile 
gerçeklenmiştir. Aktif endüktans benzetimi ZC-VDTA ve bir adet topraklanmış 
kapasite ile yapılmıştır. Alçak geçiren süzgecin kesim frekansı 5 MHz olacak şekilde 
eleman değerleri seçilmiştir. Aktif endüktans benzetimi ile yapılan süzgecin, bobinle 
kurulan devre ile örtüştüğü faz ve frekans yanıtlarında gözlenmiştir.  
Son uygulama örneği olarak, gerilim modlu tek-giriş çift-çıkışlı yeni süzgeç yapıları 
önerilmiştir. Önerilen iki süzgeç yapısı da ZC-VDCC ve dört adet pasif elemandan 
oluşmaktadır. Önerilen süzgeçlerin kalite faktörü ve açısal frekansları birbirlerini 
etkilemeden elektronik olarak kontrol edilebilmektedir. Önerilen süzgeç yapılarından 
ilki, 100 MHz merkez frekansına ve 0.5 kalite faktörüne sahip olacak şekilde eleman 
değerleri seçilmiş, ideal ve tasarlanan karakteristiklerin uyuştukları gözlenmiştir. Üç 
yeni alternatif aktif eleman için önerilen yeni uygulamaların benzetim sonuçları, bu 
yeni yapıların yüksek doğrulukla çalıştığını göstermektedir.  
Tezin son ve en önemli aşamalarından birisi de alternatif yeni elemanlar için serim 
ve serim sonrası benzetimleridir. Bütün serim aşamaları tasarım kütüphanesi(AMS 
HIT-Kit 4.01) tarafından sağlanan kurallara uygun şekilde gerçekleştirilmiştir. 
Elemanların serimleri yapılırken ilk olarak temel yapıtaşlarının tasarım kurallarına 
uygun bir şekilde serimleri gerçekleştirilmiş daha sonra bu bloklar uygun şekilde 
birleştirilmiştir. Serim sonrası benzetimler ve eleman davranışını modelleyen 
karakteristikler, parazitik direnç ve kapasiteleri çıkarılmış netlistler üzerinden 
yapılmıştır. Bu kısımda yeni alternatif aktif elemanlara ait temel karakteristiklerin 
şematik ve serim sonrası sonuçları aynı grafikte gösterilmiştir. Yeni alternatif 
elemanlara ait şematik ve serim sonrası performans parametrelerini içeren tablolar 
yine bu kısımda verilmiştir. Serim sonrası benzetim sonuçları incelendiğine kesim 
frekanslarının düştüğü gözlense de önerilen uygulamalar için gerekli frekans 
bandlarında elemanların hâlâ çalışabildiği görülmektedir. 
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Tezin son kısmında yapılan tüm araştırmalar, devre tasarımı, serim çizimleri ve 
benzetim sonuçları kısaca incelenmiştir. Yeni alternatif aktif elemanlar, AMS 0.18 
µm CMOS teknolojisinde tasarlanmıştır. Önerilen devrelerin performansları 
göstermek için Cadence Spectre benzetim programı kullanılmıştır. Benzetim 
sonuçları ile teorik sonuçların birbirlerine yakın olduğu gözlenmiştir.  
Yeni alternatif aktif elemanlar için önerilen CMOS yapıların devre tasarımcıları için 
yeni olanaklar sağlayabileceği düşünülmektedir. 
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1.  INTRODUCTION 
1.1 Analog Circuit Design 
In the middle of 1960s, complementary metal oxide semiconductor (CMOS) devices 
were introduced, initiating a revolution in the semiconductor industry. The low cost 
of fabrication and the possibility of placing both analog and digital circuit on the 
same chip so as to improve the overall performance and reduce the cost of packaging 
made CMOS technology attractive. In the past two decades, CMOS technology has 
rapidly embraced the field of integrated circuits, providing low-cost, low-power 
dissipation and  high-performance solutions and rising to dominate the market. 
Integrated circuit (IC) design can be divided into the specific categories of digital and 
analog. Digital signal processing is becoming increasingly more powerful and 
important while advances in IC technology provide compact,  efficient 
implementation in silicon. Although many types of signal processing have indeed 
moved to digital domain, analog circuits have proved fundementally necessary in 
many of today’s complex, high performance systems. This is caused by the reality 
that naturally occuring signals are analog. Analog circuits act as a bridge between the 
real world and digital systems. In other words, interface functions are required between 
the real world and the silicon system due to the fact that most of the signals in the 
physical world are analog [1-5]. 
Operational amplifiers (OPAMP) were the unavoided building blocks at the 
beginning of analog circuit design. However, their limited performance such as 
limited gain-bandwidth product problems, low slew rate at its output etc. leads the 
analog designer to search other possibilites and other building blocks. As a result, 
alternative basic building  blocks such as operational transconductance amplifiers 
(OTA), current conveyors (CC), voltage followers (VF), multiple-output second-
generation current conveyors (MO-CCII), dual X current conveyors (DXCCII), third-
generation current conveyor (CCIII) etc. find most applications in the current-, 
voltage- or mixed-mode signal processing [6-11].  
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1.2 Thesis Objectives 
A number of novel active elements for analog signal processing, based on various 
principles, have been proposed and their detailed review is given in [12]. However, 
CMOS realizations of the newly introduced active elements are not given. This 
thesis, therefore, focuses on CMOS realization of new alternative analog building 
blocks which are namely; z-copy voltage differencing buffered amplifier (ZC-
VDBA), z-copy voltage differencing transconductance amplifier (ZC-VDTA) and z-
copy voltage differencing current conveyor (ZC-VDCC).  
The first aim of this thesis is to realize three of the proposed novel active elements in 
CMOS technology. It is also aimed to show their performance in novel current-, 
voltage- or mixed-mode design examples with 0.18 µm AMS design process.  
1.3 Thesis Outline 
This thesis presents  design of three types of novel analog building blocks  for analog 
signal processing and their applications in CMOS technology. Chapter 1 gives the 
basic informations about the thesis and reviews the related literature. In section 2, 
which follows this introduction, contains fundamental building blocks of newly 
introduced active elements. Block diagram representation, CMOS structure, main 
AC and DC characteristics of these fundamental building blocks are given in the 
chapter 2. In this chapter, these building blocks were used, respectively: 
 Operational transconductance amplifier (OTA) 
 Third generation current conveyor (CCIII) 
 Voltage buffer 
 Dual-output second generation current conveyor (DO-CCII) 
Chapter 3 presents the proposed CMOS circuit structures for newly introduced ZC-
VDBA, ZC-VDTA and ZC-VDCC elements. Chapter 4 deals with the design 
example based on these novel active elements . Current mode biquadratic filter 
structure, sinusoidal oscillator and inductance simulator are given as a design 
example in this part of the thesis. Layout and post-layout simulation results are 
detailed in Chapter 5. Concluding remarks are given in Chapter 6. 
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         (a)                     (b) 
1.4 Simulations 
Spectre simulator,a part of the Cadence package, is used to verify the proposed 
circuits. Virtuoso Analog Design Environment XL (ADE XL) demonstrates the 
performance of the CMOS analog building blocks. Design kit of the AMS 0.18 µm 
CMOS process was used. Different simulation setups were used for different 
behavior analysis. 
Due to the n-well process, bulk (B) terminals of all nMOS transistors are shorted to 
the most negative power supply, namely VSS and “B” terminals of all pMOS 
transistors are shorted to VDD terminal. These connections can be seen in Fig. 1.1. 
The supply voltage ( SSDD VV  ) were set to 0.9 V 
Note that, three-terminal (drain, gate and source) MOSFET symbols are used in 
circuit schematics to avoid complexity. 
 
Figure 1.1 : Transistor’s bulk connections (a) nMOS (b) pMOS 
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2.  FUNDAMENTAL BUILDING BLOCKS 
2.1 Operational Transconductance Amplifier (OTA) 
An ideal operational transconductance amplifier (OTA) is a versatile building block 
that offers potential in a host of linear and nonlinear applications. The ideal OTA is a 
voltage-controlled current source (VCCS), with infinite input and output impedances 
and frequency independent transconductance. OTA has two attractive features: 
 Changing the external dc bias current or voltage can control its transconductance 
 It can work at high frequencies. 
More specifically, the term “operational" comes from the fact that it takes the 
difference of two voltages as the input for the current conversion. The schematic 
symbol and equivalent circuit of the ideal OTA is shown in Fig. 2.1. 
 
 
Figure 2.1 : (a) Schematic symbol, (b) ideal equivalent circuit of OTA. 
This part of the thesis focuses on the CMOS implementations of the following OTA 
types: 
 Symmetrical OTA 
 Cascode Dual-Output OTA 
 A Modified Arbel Goldminz Output Stage 
 
 
(a)                                                    (b) 
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2.1.1 Symmetrical operational transconductance amplifier  
The schematic of the circuit is given in Fig. 2.2.  It is a symmetrical Dual-Output 
OTA with n-channel input transistors [13]. With this OTA type, transconductance 
gain (gm) can be controlled by a DC bias current, Ibias. 
 
Figure 2.2 : Symmetrical dual-output OTA structure. 
The aspect ratios of the transistors are listed in Table 2.1. 
Table 2.1 : Transistor ratios of symmetrical dual-output OTA. 
Transistors W[µm] L[µm] 
M1-M2,M9-M12 3.6 0.36 
M3-M8 10.8 0.36 
CMOS implementation of symmetrical dual-output OTA in Fig. 2.2 consists of a 
differential pair with NMOS input device (M1-M2) and the diode connected PMOS 
device (M5-M6). The output currents of M1 and M2 drive a diode connected M5 and 
M6 transistors. The current of M5 and M6 are conveyed to the M4 and M7 by 
multiplication factor, B. To obtain negative current output, M8, M12, M3 and M9 are 
added to the circuit. 
The output currents of symmetrical OTA can be expressed in (2.1) and (2.2).  
ܫ௢ା = ݃௠൫ ௣ܸ − ௡ܸ൯  (2.1) 
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ܫ௢ି = −݃௠൫ ௣ܸ − ௡ܸ൯  (2.2) 
Where the gm is transconcductance gain of the OTA. The output small-signal 
resistances of the symmetrical OTA are formulated as:  
ݎ௢ା = ݎ௢଻//ݎ௢ଵଵ =
1
൫ߣ௡ + ߣ௣൯ܫ஽଻,ଵଵ
 
 (2.3) 
ݎ௢ି = ݎ௢ଷ//ݎ௢ଽ 		=
1
൫ߣ௡ + ߣ௣൯ܫ஽ଷ,ଽ
 
 (2.4) 
The transconductance of the symmetrical OTA is given by, 
ܩ = ܤඨ݇௡ܫ௕௜௔௦ ൬
ܹ
ܮ
൰
ଵ
  (2.5) 
It is clear from the given formula that the value of transconductance is controllable 
by the bias current. The voltage gain can be expressed with the following equations. 
ܭ௩ = ܩ.ܴ௢  (2.6) 
Where Ro is, 
ܴ௢ =
2
൫ߣ௡ + ߣ௣൯ܤܫ௕௜௔௦
  (2.7) 
As it is seen in (2.6), the voltage gain is independent of B multiplier. While B 
increases, the transconductance is also increase but the output resistance is reduced 
by the same percentage. Therefore, the voltage gain remains constant.  
In this structure, a gain of first stage is also important. It determines the noise 
performance of the circuit. For low noise circuit applications, the first stage gain can 
be around three. The first stage gain is given by: 
ܭ௩ଵ =
݃௠ଵ
݃௠଺
= ඨ
݇௡
݇௣
(ܹ/ܮ)ଵ
(ܹ/ܮ)଺
  (2.8) 
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2.1.1.1 Main characteristics of symmetrical OTA circuit 
The performance of the CMOS symmetrical OTA structure is demonstrated by 
Virtuoso Analog Design Environment XL (ADE XL). Design kit of the AMS 0.18 
µm n-well process was used. Different simulation setups were used for different 
behavior analysis. 
The DC characteristic of oI  and oI   against pV  for different biasing currents are 
shown in Fig. 2.3.  
 
Figure 2.3 : The DC transfer characteristic of output currents. 
The transconductance of both the positive and negative output variation with 
frequency for different biasing currents is given in Fig. 2.4.  
 
Figure 2.4 : Frequency response of transconductance for different biasing currents 
The output voltage swing is shown in Fig. 2.5. 
9 
 
 
Figure 2.5 : Output voltage swing for different biasing currents. 
Fig. 2.6 shows DC operation points of the circuit for 50µA bias current, it can be 
easily observed that all the transistors operate in saturation region. Open loop voltage 
gain is presented in Fig. 2.7. 
 
Figure 2.6 : DC operation points of symmetrical OTA. 
 
Figure 2.7 : Open loop voltage gain of symmetrical OTA. 
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(a)                                                                      (b) 
Transconductance (dB) variation with frequency range is given in Fig. 2.8. The 
frequency responses of the output impedances at positive and negative terminals are 
shown in Fig. 2.9.  
 
Figure 2.8 : Transconductance (dB) for different biasing currents. 
 
Figure 2.9 : Output impedances at output terminals (a) Zout+, (b) Zout-. 
2.1.2 Cascode dual-output operational transconductance amplifier (DO-OTA) 
To obtain high output impedance, a symmetrical cascode DO-OTA circuit was used 
as the CMOS structure in Fig. 2.10 [13-14]. Except the output impedance and 
capacitance, other properties of the circuit such as transconductance, current 
limitation etc. are as the same as symmetrical OTA structure [13]. A negative current 
output is obtained by adding current mirrors (M19-M20) in order to reverse the sign 
of the current Iz+. 
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Figure 2.10 : CMOS realization of the cascode DO-OTA structure. 
The aspect ratios of the transistors are given in Table 2.2.  
Table 2.2 : Transistor ratios of cascode dual-output OTA structure. 
Transistors W(µm) L(µm) 
M1,M2 1.8 0.36 
M3-M14 5.4 0.36 
M15-M22 14.4 0.36 
The output resistance of cascode DO-OTA is presented following equations. 
ݎ௢ା = [ݎ௢ଵଵ(1 + ݃௠ଵଵݎ௢ଵଶ)]//[ݎ௢ଵହ(1 + ݃௠ଵହݎ௢ଵ଺)]  (2.9) 
ݎ௢ି = [ݎ௢଻(1 + ݃௠଻ݎ௢଼)]//[ݎ௢ଶଵ(1 + ݃௠ଶଵݎ௢ଶଶ)]   (2.10) 
2.1.2.1 Main characteristics of cascode OTA circuit 
In order to verify the CMOS cascode OTA circuit that is explored in previous 
section, Spectre simulator is used. Figure 2.11 emphasizes the DC characteristic of 
ZI  and ZI  against PV  with respect to different bias current values. 
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Figure 2.11 : The DC transfer characteristic of the cascode OTA structure.  
The transconductance of both the positive and negative output with respect to 
frequency for different biasing currents is given in Fig. 2.12. The output voltage 
swing is shown in Fig. 2.13. 
 
Figure 2.12 : The transconductance variations of cascode OTA circuit. 
 
Figure 2.13 : Output voltage swing of the cascode OTA. 
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The cascode structure could not satisfy operation conditions due to low supply 
voltages. Therefore, whether all transistors operate in saturation region is 
investigated. [VDS-(VGS-VT)] values are plotted for each transistor in Fig. 2.14, as it 
is seen in the Fig.2.14 all transistors operate in saturation region for different bias 
current. Open loop voltage gain values are given in Fig. 2.15. 
 
Figure 2.14 : [VDS-(VGS-VT)] values for each transistor. 
 
Figure 2.15 : Open loop voltage gain of cascode OTA. 
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         (a)                                                                      (b) 
Transconductance variation with frequency range is given in Fig. 2.16. Fig. 2.17 
shows that output impedances at positive and negative terminals are higher than 
symmetrical OTA structure, as expected. It can be seeing that the cascode structure 
increase the output resistance from kΩs to MΩs.  
 
Figure 2.16 : Transconductance of cascode OTA for different biasing currents. 
 
Figure 2.17 : Output impedances of cascode OTA (a) Zout+, (b) Zout-. 
2.1.3 A modified arbel-goldminz output stage 
Arbel-Goldminz output stage with improved output resistance, termed floating 
current source (FCS) can be used as a transconductance stage. Traditional Arbel-
Goldminz current output stage is the mostly used transconductance stage but it 
suffers from its output resistance [15]. In this thesis a modified Arbel Goldminz 
output stage is used in [16]. CMOS realization of this circuit is shown in Fig. 2.18. 
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Figure 2.18 : CMOS implementation of the modified arbel-goldminz output stage. 
M1-M4 are added to conventional current output stage to get big output resistance. 
The output resistance equation is presented in (2.11). Compared to conventional one, 
proposed output stage approximately offers ݃௠ݎ௢ times higher output resistance [16].  
ݎ௢ା = ݎ௢ି ≅ ൤൬
݃௠ହ݃௢଺݃௢ଶ
݃௠ଶ(݃௠ହ + ݃௠଺)
൰ + ൬
݃௠଻݃௢଼݃௢ସ
݃௠ସ(݃௠଻ + ݃௠଼)
൰൨
ିଵ
        (2.11) 
The aspect ratios of the transistors are given in Table 2.3.  
Table 2.3 : Transistor ratios of Arbel-Goldminz output stage. 
Transistors W(µm) L(µm) 
M1, M2 54 0.36 
M3, M4 18 0.36 
M5, M6 36 0.36 
M7, M8 12 0.36 
M9-M11 24 0.36 
M12, M13 72 0.36 
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2.1.3.1 Main characteristics of Arbel-Goldminz output stage 
The DC characteristic of output currents against  input voltage is shown in Fig. 2.19. 
The transconductance of both the positive and negative output with respect to 
frequency is given in Fig. 2.20.  
 
Figure 2.19 : The DC transfer characteristic of Arbel-Goldminz output stage.  
 
Figure 2.20 : Transconductance of Arbel-Goldminz output stage.  
f-3dB frequencies of transconductance are found as  746.447 MHz, 2.21 GHz for 
negative and positive output as shown in Fig. 2.21. 
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Figure 2.21 : Transconductance (dB) of Arbel-Goldminz output stage.  
Output resistances are presented in Fig. 2.22. 
 
Figure 2.22 : Output impedances of Arbel-Goldminz stage.  
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2.2 Third Generation Current Conveyor (CCIII) 
Nowadays, current mode circuits have been receiving significant attention in analog 
circuit design. A useful function block for high frequency current mode applications 
is a current conveyor. In 1995, a third generation current conveyor (CCIII) has been 
proposed by Fabre for conveniently taking out the current flowing through a branch 
of a circuit [17]. Third generation current conveyors (CCIIIs) can be considered as 
current controlled current sources with a unity gain. It is a three-terminal(X,Y and 
Z±) device as shown in  Fig. 2.23. Ideal equivalent circuit of the CCIII is given in 
Fig. 2.24. 
 
Figure 2.23 : The schematic symbol of the CCIII. 
 
Figure 2.24 : Ideal equivalent circuit of the CCIII [18]. 
The following matrix form gives the terminal relations of an ideal CCIII. 
൦
ܫ௒
௑ܸ
ܫ௓ା
ܫ௓ି
൪ = ቎
0 −1 0 0
1 0 0 0
0
0
1
−1
0 0
0 0
቏ ൦
௒ܸ
ܫ௑
௓ܸା
௓ܸି
൪ (2.12) 
According to this equation, an ideal CCIII has a unity voltage gain between terminals 
X and Y, a negative unity current gain between terminals X and Y, a (±1) current 
gain between terminals X and Z ±. The latter property enables the use of the CCIII as 
an floating current sensing device. 
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2.2.1 The first example of CMOS CCIII realization 
The first example of CMOS realization of the circuit is conventional third generation 
current conveyor as shown in Fig. 2.25 [19]. It is based on using basic current 
mirrors (M6, M8), (M5,M7), (M14,M16)  and (M13,M15). The current in terminals X and 
Y is transferred to the terminals Z+ and Z- by the output stage transistors M21–M22 
and M23–M24, respectively. A major advantage of this CCIII is its simple structure. 
 
Figure 2.25 : Conventional third generation current conveyor. 
The output resistance of this current conveyor is calculated as: 
ݎ௓ା = ݎ௢ଶଵ//ݎ௢ଶଶ (2.13) 
ݎ௓ି = ݎ௢ଶଷ//ݎ௢ଶସ (2.14) 
The small signal input resistance of terminals X and Y can be found as: 
ݎ௫ = ൬
1
݃௠ଵଶ
+
1
݃௠ଵ଺
൰ // ൬
1
݃௠ଵଵ
+
1
݃௠ଵହ
൰ (2.15) 
ݎ௬ = ൬
1
݃௠ଶ
+
1
݃௠଺
൰ // ൬
1
݃௠ଵ
+
1
݃௠ହ
൰ (2.16) 
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The dimensions of the MOS transistor were selected as	ܹ/ܮ = 12/0.36 (µm/µm) 
for nMOS and ܹ/ܮ = 36/0.36
 
 (µm/µm) for pMOS transistors. The voltage supply 
used for the CCIII is ± 0.9V. 
2.2.1.1 Main characteristics of the first CMOS CCIII circuit 
The DC transfer characteristic of VX against VY for conventional CCIII is shown in 
Fig. 2.26. The input voltage is applied on terminal Y. The output voltage is then 
obtained on X, with an infinite load resistance connected at X; output Z being 
grounded. The voltage clipping limits at terminal-X for conventional CCIII is about 
±200 mV. Fig. 2.27 shows that IX-IZ+ DC characteristic of the CCIII for short-
circuited terminals X and Z.  
 
Figure 2.26 : The relation between VX and VY for conventional CCIII. 
 
Figure 2.27 : The relation between IZ+ and IX for conventional CCIII. 
The frequency responses of the voltage follower (VX/VY) and current follower 
(IZ+/IX) are shown in Figs. 2.28 and 2.29 respectively.  
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Figure 2.28 : The frequency response of  (Vx/Vy) for conventional CCIII. 
 
Figure 2.29 : The frequency response of (IZ+/IX) for conventional CCIII. 
f-3dB frequencies are found as  50.3, 40.29 MHz for (Vx/Vy)  and 
(IZ+/IX),respectively. It also can be seen from Fig. 2.28 and 2.29 that the voltage and 
current gains for conventional CCIII are close to unity, hence giving high accuracy.  
The input impedances for the CCIII at terminal-X and Y were found to be 145.575 Ω 
and 580.401 Ω in useful frequency range, respectively. The frequency responses of 
the input impedances are shown in Fig. 2.30 and 2.31.  
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Figure 2.30 : The frequency response of the input impedance at terminal-X. 
 
Figure 2.31 : The frequency response of the input impedance at terminal-Y. 
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The output impedance of the CCIII is found to be 61.081 KΩ in useful frequency 
range, which can be seen from the Fig. 2.32. 
 
Figure 2.32 : The frequency response of the output impedance at terminal-Z+. 
2.2.2 The second example of CMOS CCIII realization 
As a second CCIII circuit, the structure based on dual output second-generation 
current conveyors (CCII±) is used. A implementation of the second CCIII using one 
CCII± with short-circuited terminal Z- and Y was proposed in [20]. This CCIII 
realization is shown in Fig. 2.33. It should be noted that inverting current-output 
(terminal Z- ) is not available in this structure. 
 
Figure 2.33 : The second CCIII realization using one CCII±. 
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The second CMOS implementation of CCIII is presented in Fig. 2.34. The circuit in 
Fig. 2.34 is based on CMOS translinear loop. The mixed translinear loop formed by 
M1-M4. M1 and M3 are biased to the same current I0. Transistor sizes are given in 
Table 2.4. 
 
Figure 2.34 : The second CMOS CCIII realization [21]. 
Table 2.4 : Transistor ratios of the second CCIII circuit. 
Transistors W(µm) L(µm) 
M1,M2 21.6 0.36 
M3-M14 64.8 0.36 
Other pMOS 16.2 0.36 
Other nMOS 5.4 0.36 
2.2.2.1 Main characteristics of the second CMOS CCIII circuit 
With the control current of Io=50 μA, both the input output current between nodes 
X,Y and Z of the second CCIII is plotted in Fig. 2.35. The voltage transfer 
characteristic between terminals Y and X is shown in Fig. 2.36. It exhibits a linear 
one to one voltage following characteristic over voltage range between ±200 mV. 
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Figure 2.35 : The current input-output characteristic of the second CCIII. 
 
Figure 2.36 : The relation between VX and VY for the second CCIII. 
The frequency characterization of current gain can be seen in Fig. 2.37. This CCIII 
obtain high current cut-off frequency, which is 525.3 MHz. 
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Figure 2.37 : Frequency response of current gain for the second CCIII. 
The voltage gain between terminals X and Y is simulated as shown in Fig. 2.38. The 
voltage cut-off frequency is  1.061 GHz. 
 
Figure 2.38 : Frequency response of voltage gain for the second CCIII. 
The resistance at terminal X is plotted against frequency in Fig. 2.39 with terminal-Y 
grounded. The parasitic resistance at terminal Y and Z are plotted, in the same 
condition, against frequency in Fig. 2.40 and 2.41. 
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Figure 2.39 : Magnitude of impedance at X terminal for the second CCIII. 
 
Figure 2.40 : Magnitude of impedance at Y terminal for the second CCIII. 
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Figure 2.41 : Magnitude of impedance at Z terminal for the second CCIII. 
2.3 Voltage Buffer 
A buffer amplifier provides that impedance transformation from one stage to another. 
A voltage buffer is used to transfer a voltage from a first circuit, have a high output 
impedance level, to a second circuit with a low input impedance level. Analog 
voltage buffers find use in many analog applications such as current conveyors, 
current feedback amplifiers and analog filter realization [22-25]. An ideal voltage 
buffer is shown in Fig. 2.42. As it can be seen the figure, the ideal voltage buffer 
have infinite input resistance and zero output resistance. 
 
Figure 2.42 : Ideal equivalent circuit of voltage buffer. 
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2.3.1 CMOS realization of voltage buffer 
CMOS structure was used in Fig. 2.43 [26]. The voltage buffer consists of a 
differential amplifier (M1-M4) and a feedback transistor M5 from output the 
negative input. This feedback transistor guaranties low output impedance. Transistors 
sizes are given in Table 2.5. 
 
Figure 2.43 : CMOS realization of the voltage buffer [26].  
Table 2.5 : Transistor ratios of the voltage buffer circuit. 
Transistors W(µm) L(µm) 
M1,M2 12 0.36 
M3-M4 36 0.36 
M6-M8 24 0.36 
M5 72 0.36 
2.3.1.1 Main characteristics of the CMOS voltage buffer 
The DC characteristic of the buffer circuit is shown in Fig. 2.44 for 50 µA bias 
current.The tracking behavior  shows that the output voltage follows the input 
voltage between -200 mV and 850mV. The offset error of the circuit is presented in 
Fig. 2. 45.  
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Figure 2.44 : The DC characteristic of the voltage buffer. 
 
Figure 2.45 : The voltage tracking error of the voltage buffer. 
-3 dB bandwidth is computed as 316 MHz. The gain and phase response is shown in 
Fig. 2.46. The output resistance is plotted on Fig. 2.47. 
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Figure 2.46 : Frequency response of the voltage buffer. 
 
Figure 2.47 : The output impedance of the voltage buffer. 
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2.4 Dual-Output Second Generation Current Conveyor (DO-CCII) 
Current conveyors have been received considerable attention due to their 
convenience for realized a variety high-performance circuit. Since 1986, different 
types of current conveyor have been published [27, 28]. Dual-output second 
generation current conveyor (DO-CCII) is presented in this part of the thesis. 
The terminal relations of an ideal DO-CCII, which is shown in Fig. 2.48, can be 
given by, 
൦
௫ܸ
ܫ௬
ܫ௭ା
ܫ௭ି
൪ = ቎
0 1 0 0
0 0 0 0
1
−1
0
0
0 0
0 0
቏ ൦
ܫ௫
௬ܸ
௭ܸା
௭ܸି
൪ 
 
(2.17) 
 
Figure 2.48 :  General structure of DO-CCII. 
An CMOS realization of the DO-CCII using mixed translinear loop is shown in Fig. 
2.49. Transistor aspect ratios are are given in Table 2.6. 
 
Figure 2.49 :  CMOS realization of DO-CCII. 
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Table 2.6 : Transistor ratios of the DO-CCII circuit. 
Transistors W(µm) L(µm) 
M1,M2 21.6 0.36 
M3-M14 64.8 0.36 
Other pMOS 16.2 0.36 
Other nMOS 5.4 0.36 
Small signal resistance at terminal X of the DO-CCII circuit can be expressed with 
the following equations. 
ݎ௫ ≅ ൬
1
݃௠ଶ
+
1
݃௠଼
൰ // ൬
1
݃௠ସ
+
1
݃௠ହ
൰ (2.18) 
This relationship shows that the resistance, rx, can be controlled by bais current of the 
loop. In the same way small signal analysis of the DO-CCII leads to expressions of 
parasitic resistance at terminals Y, Z+ and Z- respectively modelled by, 
ݎ௬ ≅ ൬ݎ௢ଽ +
1
݃௠ଵ
൰ // ൬ݎ௢ଵଵ +
1
݃௠ଷ
൰ (2.19) 
ݎ௭ା = ݎ௢଺//ݎ௢଻ (2.20) 
ݎ௭ି = ݎ௢ଵ଻//ݎ௢ଵଽ (2.21) 
2.4.1 Main characteristics of  DO-CCII circuit 
The static and dynamic characteristics of the DO-CCII are given in this section. The 
voltage transfer  characteristic between terminals Y and X is given in Fig. 2.50. The 
voltage transfer  characteristic exhibits a linear one to one over voltage range 
between ±200 mV. With the control current of  Io=50 µA, both the input and output 
currents between X, Z+ and Z- terminals are plotted in Fig. 2.51. A perfect current 
following action can be seen over the wide current range. 
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Figure 2.50 :  The voltage transfer characteristic of DO-CCII. 
 
Figure 2.51 : The current transfer characteristic of DO-CCII. 
The frequency response of current gain between X and Z± terminals is shown in Fig. 
2.52. The current gain cut-off frequencies are 530.3 and 450.3 MHz for Z+ and Z- 
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terminals. The voltage bandwitdth exceeding one GHz is observed as it is shown in 
Fig. 2.53.  
 
Figure 2.52 : Frequency response of current gain between Z± and X for DO-CCII. 
 
Figure 2.53 : Frequency response of voltage gain between Y and X for DO-CCII. 
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The parasitic resistance at terminal X is plotted against frequency in Fig. 2.54 with 
grounded terminal Y. Also the resistances at terminal Y and Z± are given in the same 
condition, against frequency in Fig. 2.55 and Fig. 2.56. 
 
Figure 2.54 : Resistance at X terminal for the DO-CCII. 
 
Figure 2.55 : Resistance at Y terminal for the DO-CCII. 
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Figure 2.56 : Resistances at Z± terminal for the DO-CCII. 
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3.  NEW ACTIVE ELEMENTS 
3.1 Z-Copy Voltage Differencing Buffered Amplifier (ZC-VDBA) 
In this part of the thesis, a new CMOS realization of Z Copy Voltage Differencing 
Buffered Amplifier  (ZC-VDBA) is presented.  In the present-day active elements are 
classified and a number of novel analog building blocks are introduced in [12]. One 
of these active elements is ZC-VDBA. In [12] the circuit principle called Voltage 
Differencing Buffered Amplifier (VDBA) is proposed as an alternative to the 
existing CDBA [29,30] . 
ZC-VDBA is obtained by copying the current of the z terminal of VDBA. Voltage 
differencing buffered amplifier has two high impedance input terminals, one low 
impedance output terminal and one high impedance output terminal.  One extra high 
impedance output terminal is obtained by copying current of Z terminal. The gm 
block of ZC-VDBA converts the differential voltage input to the current at inverting 
and non-inverting Z terminal.  
The ZC-VDBA reflect the demand for higher universality of the conventional 
VDBA. Now a copy of the current through the Z terminal is available at the Zc 
terminal. This copy is implemented by the third generation current conveyor (CCIII) 
is used to duplicate Z terminal current . 
3.1.1 Circuit description of ZC-VDBA 
The proposed schematic symbol and block structure of the ZC-VDBA are shown in 
Figs 3.1 (a) and (b).  The ZC-VDBA has a pair of high-impedance voltage inputs P 
and N. Differential voltage input is transferred to currents at the Z+ and Z- terminals 
by transconductance gain (gm) of the cascode DO-OTA. The voltage drop of the Z+ 
terminal is buffered to low-impedance voltage output W. The first CMOS CCIII 
structure is used as a current sensing device that copies the current of the Z+ terminal 
[17,31]. As a transconductance stage cascode OTA structure in Fig. 2.10 is used. The 
40 
 
relation between terminal voltages and currents can be described in the following 
matrix form. 
 
Figure 3.1 : (a) Schematic symbol, (b) block diagram of proposed ZC-VDBA. 
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  (3.1) 
IC designs based on current mode approach have attractive and elegant solutions for 
many circuit and system problems [32]. However, ZC-VDBA provides properties of 
current mode circuit such as greater bandwidth, lower power consumption, wider 
linearity. Furthermore, ZC-VDBA still enjoys features of transconductances such as 
value of transconductance can be adjusted electronically, proposed circuits can be 
employed without using external resistor.  
3.1.2 Operations using ideal ZC-VDBA 
The operation of integration can be achieved using ZC-VDBA. Fig. 3.2 and 3.3 
shows that ZC-VDBA based lossy and lossless integrator structure and their signal 
flow graphs.   
     (a)                                                            (b) 
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Figure 3.2 : Lossless integrator based on ZC-VDBA. 
 
Figure 3.3 : Lossy integrator based on ZC-VDBA.  
3.1.3 Main characteristics of ZC-VDBA 
The DC transfer characteristic of IZ, IZ± and IZC against VP for proposed ZC-VDBA is 
shown in Fig. 3.4 that is obtained when the other input (VN) is grounded. 
 
Figure 3.4 : The DC transfer characteristic of the proposed ZC-VDBA. 
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To obtain 50 µS transconductance value cascode OTA is biased by 60 µA current 
source. Transconductance of Z+ and Z- terminals are shown in Fig. 3.5. The AC 
transfer characteristics of IZ, IZ± and IZC are shown in Fig. 3.3 
 
Figure 3.5 : Tranconductance of terminals-Z± for proposed ZC-VDBA. 
 
Figure 3.6 : The AC transfer characteristic of the proposed ZC-VDBA. 
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f-3dB frequencies, from the Fig.3.6, are found  as 134.178 MHz, 170.701 MHz and 
969.998 MHz for terminals ZC, Z+ and Z- . The frequency responses of the 
impedance characteristic for terminal ZC, Z+ and Z- are presented in Fig. 3.7. 
 
Figure 3.7 : The output impedance characteristics of ZC-VDBA. 
When the input set to appropriate DC operation point of the circuit, total power 
consumed by ZC-VDBA is measured as 1.274 mW .The summary of the simulation 
results of the proposed ZC-VDBA is shown in Table 3.1. 
Table 3.1 : Performance of the proposed ZC-VDBA.  
Results Values 
Supply voltage ±0.9 V 
Power dissipation  1.274 mW  
Current transfer ratio (IZC/IZ+) 1.0394 
Voltage transfer ratio (VW/VZ+) 0.941 
Terminal-Z- impedance 4.269 MΩ 
Terminal-Z+ impedance 2.172 MΩ 
Terminal-ZC impedance 448.69 KΩ 
Terminal-W impedance 256.48 Ω 
f-3dB frequency for IZC/IZ+ 
f-3dB frequency for VW/VZ+ 
39.025 MHz 
312.6 MHz 
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3.2 Z-Copy Voltage Differencing Transconductance Amplifier (ZC-VDTA) 
The proposed ZC-VDTA with its schematic block in Fig. 3.8 has two voltage inputs 
and four kinds of current output, so it is functional for voltage and transconductance- 
mode operation. Furthermore, ZC-VDTA exhibits two different values of 
transconductance so that there is no need to external resistors for VDTA based 
applications that seem to be a good advantage for analog circuit designer. 
In ZC-VDTA, differential input voltage (VP ,VN) is transferred to current at the 
terminal Z by first transconductance gain (gmz) and the voltage drop at the terminal Z 
is transferred to current at the terminals X+ and X- (negative of X+) by second 
transconductance gain (gmx). Both transconductance are electronically controllable 
by external bias currents. Compared to other active blocks [27-29, 33], the 
advantageous feature of ZC-VDTA is that this new element exhibits two different 
values of transconductances so that several applications such as biquad filters, 
oscillator, inductance simulator can be realized with a single active block employing 
one or two capacitors. Another important feature, this block can be used easily at 
transconductance mode applications owing to input terminals is voltage and output 
terminals is current. 
3.2.1 Circuit description of ZC-VDTA 
The circuit symbol of the proposed active element, ZC-VDTA, is shown in Fig. 3.8, 
where VP and VN are input terminals and Z, ZC, X+ and X- are output terminals. All 
terminals exhibit high impedance values. Using standard notation, the terminals 
relationship of an ideal ZC-VDTA can be characterized in (3.2). 
As an transconductance stage, Arbel-Goldminz output stage, designed on previous 
chapter, is used. A copy of Z-terminal current is indicated here in order to increase 
universality of VDTA element and to add extra high impedance current-output. To 
obtain this terminal second example of CMOS CCIII structure is used. 
45 
 
 
Figure 3.8 : (a) Schematic symbol, (b) block diagram of proposed ZC-VDTA. 
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3.2.2 Operations using ideal ZC-VDTA 
The operation of lossless integration can be achieved very conveniently using the 
VDTA as is shown in Fig. 3.9. Since the ZC-VDTA is composed of OTA structures,  
the floating loss-less inductor can be simulated only by one ZC-VDTA and one 
grounded capacitor as shown in Fig. 3.10 [34]. 
 
Figure 3.9 : Lossless integrator based on ZC-VDTA.  
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Figure 3.10 : The floating loss-less inductor simulator based on ZC-VDTA. 
3.2.3 Main characteristics of ZC-VDTA 
The DC transfer characteristic of IZ, IX± and IZC against VP for proposed ZC-VDTA is 
shown in Fig. 3.11 that is obtained when the other input (VN) is grounded.  
 
Figure 3.11 : The DC transfer characteristic of the proposed ZC-VDTA. 
Different transconductances at terminal Z,ZC X± are shown in Fig. 3.12. As it is 
shown in Fig. 3.12, ݃௠௫± ≅ 590  µS and ݃௠௭ = 266.8 µS are obtained using 50 µA 
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of bias currents. Fig. 3.13 shows the 3 dB bandwidth of transconductances for Z,ZC 
X± are 135.9, 145.1, 130.8 and 123.5 MHz, respectively. 
 
Figure 3.12 : Tranconductance at terminals-Z±, Z, ZC for proposed ZC-VDTA. 
 
Figure 3.13 : The AC transfer characteristic of the proposed ZC-VDTA. 
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The frequency dependence of terminal impedances are shown in Fig.3.14. Total 
power consumption drawn by supply voltages is 1.25 mW. Some performance values 
of ZC-VDTA are given in Table 3.2. 
 
Figure 3.14 : Terminal impedance characteristics of ZC-VDTA. 
Table 3.2 : Performance of the proposed ZC-VDTA.  
Results Values 
Supply voltage ±0.9 V 
Power dissipation  1.25 mW  
Current transfer ratio (IZC/IZ+) 1.025 
Terminal-X- impedance 6.59 MΩ 
Terminal-X+ impedance 6.59 MΩ 
Terminal-ZC impedance 82.48 KΩ 
Terminal-Z impedance 15.85 KΩ 
f-3dB for gmx 
f-3dB for gmz 
135.9 MHz 
123.5 MHz 
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3.3 Z-Copy Voltage Differencing Current Conveyor  (ZC-VDCC) 
As a last active element, z copy voltage differencing current conveyor (ZC-VDCC) is 
presented in this section. Behavioral model of ZC-VDCC was introduced in [12]. 
However CMOS realization of it has not been reported yet in the literature. 
The proposed CMOS implementation of ZC-VDCC and  its circuit symbol  are given 
in Fig. 3.8. The proposed block structure of ZC-VDCC contain symmetrical OTA, 
third generation current conveyor and multiple-output CCII which are explored in 
Chapter 2.   
3.3.1 Circuit Description of ZC-VDCC 
The proposed ZC-VDCC circuit symbol and  its block  strucuture in Fig. 3.8 has two 
voltage inputs (P, N) and five kinds of current output (Z, ZC, X, Z+, Z-), so it is 
functional for voltage and transconductance- mode operation. The difference of 
voltage input is transferred to current at Z terminal. Copy of Z terminal current is 
indicated here to increase the universality of the newly intorduced active element. 
The second design example of CCIII is used to sense Z terminal current. Dual-output 
CCII is used as an output stage of the ZC-VDCC. Output terminal currents are equal 
in magnitude, but their flowing direction are opposite. 
 
Figure 3.15 : Circuit symbol and proposed block structure of ZC-VDCC. 
This active element can be defined with the following matrix: 
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3.3.2 Operations using ideal ZC-VDCC 
Voltage differentiator can be realized with this element and two external resisitors as 
it is shown in Fig. 3.16. 
 
Figure 3.16 : ZC-VDCC based voltage differentiator. 
The output voltages are as follows: 
௢ܸ± = ±൫ ௣ܸ − ௡ܸ൯  (3.4) 
3.3.3 Main Characteristics of ZC-VDCC 
A current linearity between Z and ZC terminals has been performed in Fig. 3.17. For 
output currents IZ and IZc, boundary of linear voltage operation is approximately  
±300 mV.  
 
Figure 3.17 : The Z and Zc current transfer characteristic of ZC-VDCC.  
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The corresponding current characteristic between X and Z±  is shown in Fig. 3.18. 
 
Figure 3.18 : The X and Z± terminal currents of ZC-VDCC. 
The frequency responses of transconductance at terminal Z and Zc can be seen from 
Fig. 3.19. The 3 dB cut-off frequencies for transconductances at Z and Zc are 
627.013 MHz and 513.129 MHz, respectively. 
 
Figure 3.19 : The frequency response of transconductace for ZC-VDCC. 
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Frequency response of output currents at Z± terminals is shown in Fig. 3.20. The cut-
off frequencies of Z+ and Z- terminals are 539.789 MHz and 467.985 MHz, 
respectively. The terminal impedance characteristic against frequency is shown in 
Fig. 3.30.  
 
Figure 3.20 : The frequency response of current gain Iz±/Ix for ZC-VDCC. 
 
Figure 3.21 : Terminal impedance characteristics of ZC-VDCC. 
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Some performance parameters of ZC-VDCC are summarized in Table 3.3  
Table 3.3 : Performance of the proposed ZC-VDCC.  
Results Values 
Supply voltage ±0.9 V 
Power dissipation  1.655 mW  
Current gain (IZ+/IX) 1.0257 
Current gain (IZ-/IX) 1.0729 
Current transfer ratio (IZC/IZ+) 1.025 
Terminal-Z- impedance 69.9 KΩ 
Terminal-Z+ impedance 69.183 KΩ 
Terminal-ZC impedance 82.274 KΩ 
Terminal-X impedance 607.3 Ω 
f-3dB for gmz+ 
f-3dB for gmzc 
661.545 MHz  
577.83 MHz 
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4.  DESIGN EXAMPLES BASED ON NEW ACTIVE ELEMENTS 
4.1 Current-Mode KHN Filter Based On ZC-VDBA 
The Kerwin-Huelsman-Newcomb (KHN) biquad filter [35] belongs to popular filter 
structure of the type of two integrators in the feedback loop. As an example a new 
topology for realizing a current-mode second order KHN filter is proposed [36]. The 
proposed current-mode filter topology uses two ZC-VDBAs and two grounded 
capacitors as shown in Fig. 4.1. 
 
Figure 4.1 : The proposed current-mode KHN filter topology. 
As obvious from the flow-graph in Fig. 4.2, this filter generates all three basic filter 
transfer functions, i.e., low-pass (LP), band-pass (BP), and high-pass (HP) 
simultaneously.  In this current-mode KHN filter based on ZC-VDBA, input and 
output signals are currents.  
 
Figure 4.2 : The flow-graph of current-mode KHN filter topology. 
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The routine node analyses of the proposed topology yield the following transfer 
functions. 
ܫ஻௉
ܫூே
=
ݏ
݃௠ଵ
ܥଵ
ܦ(ݏ)
  (4.1) 
ܫ௅௉
ܫூே
=
݃௠ଵ݃௠ଶ
ܥଵܥଶ
ܦ(ݏ)
 
 (4.2) 
ܫு௉
ܫூே
=
ݏଶ
ܦ(ݏ)
 
 (4.3) 
ܦ(ݏ) = ݏଶ + ݏ
݃௠ଵ
ܥଵ
+
݃௠ଵ݃௠ଶ
ܥଵܥଶ
  (4.4) 
The angular frequency, ω଴ and quality factor, ܳ
 
of the filter can be expressed as: 
ω଴ = ඨ
݃௠ଵ݃௠ଶ
ܥଵܥଶ
  (4.5) 
ܳ = ඨ
݃௠ଶܥଵ
݃௠ଵܥଶ
  (4.6) 
The forms of the ߱଴  and ܳ formulae indicate the possibility of independent control 
of these parameters. Sensitivity analyses of the proposed filter with respect to active 
and passive components yield; 
௚ܵ೘భ
னబ = ௚ܵ೘మ
னబ = −ܵ஼భ
னబ = −ܵ஼మ
னబ = 0.5  (4.7) 
௚ܵ೘మ
ொ = ܵ஼భ
ொ = −ܵ௚೘భ
ொ = −ܵ஼మ
ொ = 0.5  (4.8) 
The sensitivities are very small. Therefore, the proposed filter enjoys low sensitivity 
performance. 
4.1.1 Main characteristics of the proposed current-mode KHN filter  
To verify the theoretical analysis, the current-mode  KHN filter configuration 
presented in this study is simulated by Cadence Spectre Simulator. The proposed 
57 
 
current-mode biquad filter  was designed for 100 f MHz and 707.0Q by choosing 
5021  mm gg µA/V, 562.01 C and 125.12 C pF. 
The simulated frequency responses of low-pass, band-pass an high-pass filter 
characteristics obtained from Z and Zc (the dashed line in Fig. 4.3) outputs are 
shown in Fig. 4.3.   
 
Figure 4.3 : Frequency responses of the Z and Zc output characteristics.  
The designed responses of low-pass, band-pass, and high-pass filters are compared 
with ideal filters (dashed lines in the figure) in Fig. 4.4. As it is shown in Fig. 4.4 
simulation results, confirm well the therotical assumptions.  
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Figure 4.4 : The simulated results compared with ideal filter responses.  
The dependence of the output harmonic distortion of the low-pass filter on input 
current amplitude is shown in Fig. 4.5. The dependence of the output harmonic 
distortion of the low-pass filter shows that for input signal lower than 25 μA (peak to 
peak), THD remains in acceptable limits i.e % 10. 
 
Figure 4.5 : Total harmonic distortion (THD) values for the proposed filter. 
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4.2 Floating Inductance Simulator Based On ZC-VDTA 
It can be a problem to realize spiral inductors in integrated circuits because of their 
disadvantageous in usage of space, cost and tunability. Active circuits simulating 
floating inductors have been receiving considerable attention [37-39]. In this part of 
the thesis,to prove the performance of the proposed floating inductance simulator, 
shown in Fig. 3.10, a third order low-pass eliptic filter prototype is used as shown in 
Fig. 4.6. 
 
Figure 4.6 : Third-order low-pass filter example. 
The active and passive elements of the floating inductance simulator are chosen as 50 
µA of bias currents and ܥ = 90݌ܨ to obtain ܮ௘௤ = 565.5μܪ . Designing a third 
order elliptic filter, the 3 dB cut-off frequency of the filter is 5 MHz. Where ܴଵ =
ܴଶ = 10݇Ω, ܥଵ = ܥଷ = 3.039݌ܨ, ܥଶ = 0.232݌ܨ.    
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4.2.1 Main characteristics of the inductance simulator  
The gain and phase responses of the elliptic filter are plotted in Figs. 4.7 and 4.8.. It 
can be seen that the simulation using the true inductor and its ZC-VDTA simulators 
are in good agreement. 
 
Figure 4.7 : Ideal and simulated gain responses. 
 
Figure 4.8 : Ideal and simulated phase responses. 
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4.3 Voltage Mode Single-Input Dual-Output Filters Based on ZC-VDCC 
A novel circuit configuration for the realization of the single-input and dual-output 
(SIDO) voltage mode filters employing only one active element and four passive 
elements are proposed in this section. 
The first proposed circuit in Fig. 4.9 (a) can simultaneously realize band-pass and 
high-pass filter functions. The second structure can realize band-pass and low-pass 
filter funcitons. The proposed  new filter structures can be seen from Fig. 4.9. 
 
Figure 4.9 : Proposed SIDO voltage-mode filters employing one ZC-VDCC. 
The transfer functions of the first structure (in Fig 4.9-a) can be expressed as; 
ுܸ௉
௜ܸ௡
=
ݏଶ
ܦ(ݏ)
  (4.9) 
஻ܸ௉
௜ܸ௡
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ݏ
݃௠
ܥଵ
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 (4.10) 
The transfer functions of the second structure (in Fig 4.9-b) can be expressed as; 
஻ܸ௉
௜ܸ௡
=
ݏ
ܩଶ
ܥଶ
ܦ(ݏ)
 
(4.11) 
  
௅ܸ௉
௜ܸ௡
=
݃௠ܩଶ
ܥଵܥଶ
ܦ(ݏ)
 
(4.12) 
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Denominator polynomial of transfer functions, quality factors, angular frequencies 
and sensitivities are the same for each structure and can be expressed as; 
ܦ(ݏ) = ݏଶ + ݏ
ܩଶ
ܥଶ
+
݃௠ܩଵ
ܥଵܥଶ
 (4.13) 
ܳ =
1
ܩଶ
ඨ
݃௠ܩଵܥଶ
ܥଵ
, ߱଴ = ඨ
݃௠ܩଵ
ܥଵܥଶ
 (4.14) 
௚ܵ೘
ఠబ = −ܵோభ
ఠబ = −ܵ஼భ
ఠబ = −ܵ஼మ
ఠబ = 0.5 (4.14) 
ܵ௚೘
ொ = ܵ஼మ
ொ = −ܵ஼భ
ொ = −ܵோభ
ொ = 0.5, ܵோమ
ொ = 1	 (4.15) 
4.3.1 Main characteristics of the proposed voltage-mode SIDO filter  
In this section, the proposed filter in Fig 4.9.a was simulated to confirm the given 
theoretical analysis. To realize the high-pass and band-pass characteristic with 
1000 f MHz and 5.0Q , active and passive component values are chosen as: 
݃௠ = 125	μܵ, 	ܴଵ = 8	ܭΩ,ܴଶ = 4	ܭΩ, ܥଵ = ܥଶ = 0.198	݌ܨ. Fig. 4.10 illustrates the 
simulated and ideal results of gain-frequency response. 
 
Figure 4.10 : Ideal and simulated BP, HP frequency responses.  
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It is obvious from Eq. (4.14) that ܳ and ߱଴ can be changed electronically. The 
parameter ܳ can be changed by R2  without disturbing  ߱଴. The electronic adjustment 
of  ܳ and ߱଴ is shown in Fig. 4.11 and Fig. 4.12. 
 
Figure 4.11 : Simulated frequency responses of the BP filter when 	ܳ is varied. 
 
Figure 4.12 : Simulated frequency responses of the BP filter when f0 is varied. 
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To test the input dynamic range of the proposed filter, a sinusoidal input signal of 
଴݂ = 100	ܯܪݖ and 400 mv (peak to peak) is applied to the input of the band-pass 
filter and output waveform is given in Fig. 4.13. The output noise and dependence of 
of output voltage harmonic distortion on input voltage amplitude of BP filter are 
shown in Fig. 4.14. 
 
Figure 4.13 : Time domain response of the proposed filter. 
 
Figure 4.14 : (a)THD values (b) output noise. 
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5.  LAYOUT AND POST-LAYOUT SIMULATIONS 
The creation of the layout is last and one of the most important step in the design 
flow. The layout of an integrated circuit defines the geometries that appear on the 
masks used in fabrication. The geometries include n-well, active, polsysilicon, n+ 
and p+ implants, contact, via,  and metal layers. Physical layout design is linked to 
overall circuit performance (area, speed and power dissipation) since the physical 
structure determines the transconductances of the transistors, the parasitic 
capacitances and resistances [1, 40]. 
In this chapter, it is planned to implement layout drawing and post-layout simulations 
within the design flow. Layout design of each circuit are drawn by Layout XL tool. 
All layout design steps executed with respect to rule sets provided by the design kit 
provider company (AMS HIT-Kit 4.01) . 
5.1 Design Flow 
From a complete top level schematics of new active element, layout drawing step for 
fundamental blocks began. Using layout design from basic building blocks, 
generated a final active elements layout corresponding to the top level schmetic. 
Different checks, during the layout design, verified that the layout was made 
according to design rule sets. After layout drawing step, DRC (Design Rule Check) 
done with Assura DRC tool with full recommended rule sets. DRC checks the 
dimensions in a layout are dictated by desigin rule for example minimum distance 
between metals. Next step is LVS (layout versus schematic) comparison. LVS is a 
check that is used when DRC errors are corrected and compared the schematic and 
the layout. Assura LVS tool is used again to check if there is any mismatch between 
the schematic and layout design. The last step of the design flow is extraction 
parasitic resistor and capacitors of the layout. Full resistor and coupled capacitors 
extraction have been completed with Assura QRC tool. Extracted view is the last 
view of the design which is close to real implementation. 
66 
5.2 Layout of ZC-VDBA 
Layout of ZC-VDBA structure is drawn with respect to all mentioned items in 
previous section. In addition, some layout techniques are used while layout  of 
circuits are drawing. Some circuits, such as differential pairs, rely on matching of 
gate to source voltages, such as current mirrors, rely on matching of drain currents, 
use matched transistors. To reduce missmatch between transistors, dummy transistors 
were placed end of transistor array. Multi-finger transistor structures are used to 
minimize gate series resistance and also save area because adjacent sections share 
source and drain finger [40,41]. 
 
Figure 5.1 : Use of multiple finger [41]. 
The layout of ZC-VDBA is shown in Fig. 5.2.  The yellow lines (metal-2 layer) at 
the top and bottom of the layout are VDD and VSS rails. Most of connections and 
nets are realized with metal 1 layer in the layout. The total layout area of  ZC-VDBA 
is 67 µm x 28 µm. 
5.2.1 Post-layout simulation of ZC-VDBA 
After extraction of ZC-VDBA circuit, to test the realized structure behaviour, post-
layout simulation results are given by Spectre tool. The same simulation setups were 
used to compare extracted and schematic results. Fig 5.3 and 5.4 show differences 
between DC and AC simulation results for extracted view and schematic circuit.
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Figure 5.2 : Layout of ZC-VDBA.
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Figure 5.3 : Post-layout AC simulation result of ZC-VDBA. 
 
Figure 5.4 : Post-layout DC simulation result of ZC-VDBA. 
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Schematic and post-layout simulation results are summarized in Table 5.1. When 
compared with the pre-layout version, current and voltage transfer ratios are slightly 
close each other. The 3 dB bandwidths are lower than the schematic version, 
however ZC-VDBA is still suitable for the useful frequency range. 
Table 5.1 : Post-layout simulation results of ZC-VDBA. 
Results Schematic Post-Layout 
Supply voltage ±0.9 V ±0.9 V 
Power dissipation 1.274 mW  1.266 mW 
Current transfer ratio (IZC/IZ+) 1.0394 1.0414 
Voltage transfer ratio (VW/VZ+) 0.9413 0.9413 
gmz+ 53.653 µS 53.474 µS 
gmz- 50.961 µS 50.408 µS 
gmzc 63.495 µS 63.272 µS 
f-3dB for gmz+ 170.701 MHz 141.324 MHz 
f-3dB for gmz- 
f-3dB for gmzc 
969.998 MHz  
134.178 MHz 
817.427 MHz 
111.308 MHz 
f-3dB for (IZC/IZ+) 39.025 MHz 32.979 MHz 
f-3dB for (VW/VZ+) 312.626 MHz  280.583 MHz 
Area - 67 µm x 28 µm 
 
5.3 Layout of ZC-VDTA 
After extraction of ZC-VDTA circuit, Spectre simulator is used for post-layout 
simulation. Multi-finger transistor structure is used in the layout. From the given 
layout in Fig. 5.5, the upper metal layer is metal-2 and most of connection and nets 
are realized metal-1. The total area is 73 µm x 29 µm. 
5.3.1 Post-layout simulation of ZC-VDTA 
RC coupled extracted view of ZC-VDTA is used for post-layout simulations.The pre 
and post-layout DC and AC simulation results are given in Fig. 5.6 and 5.7. 
Schematic and post-layout simulation result of ZC-VDTA is summarized in Table 
5.2. 
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Figure 5.5 : Layout of ZC-VDTA. 
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Figure 5.6 : Post-layout DC simulation result of ZC-VDTA. 
 
Figure 5.7 : Post-layout AC simulation result of ZC-VDTA. 
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Table 5.2 : Post-layout simulation results of ZC-VDTA.  
Results Schematic Post-Layout 
Supply voltage ±0.9 V ±0.9 V 
Power dissipation  1.252 mW  1.25 mW 
Current transfer ratio (IZC/IZ+) 1.025759 1.025781 
gmx+ 609.213 µS 605.957 µS 
gmx- 590.696 µS 587.464 µS 
gmz 266.831 µS 264.121 µS 
gmzc 257.828 µS 255.167 µS 
f-3dB for gmx+ 
f-3dB for gmx- 
130.8 MHz 
123.5 MHz 
110.185 MHz 
107.299 MHz 
f-3dB for gmz 135.9 MHz 114.837 MHz 
f-3dB for gmzc 145.1 MHz 114.230 MHz 
Area - 73 µm x 29 µm 
5.4 Layout of ZC-VDCC 
Layout of ZC-VDCC can be seen from Fig. 5.8.  It is clear that metal-2 is the upper 
layer of layout. Multifinger paralled transistors are used again. 
5.4.1 Post-layout simulation of ZC-VDCC 
Following the extraction of ZC-VDCC circuit, to test the relized structure behavior, 
post-layout simulation executed with the aid of Spectre tool. The same simulation 
setups are used in the schematic version. Post-layout DC and AC characteristics are 
given in Fig. 5.9 and 5.10. Observing the figure 5.9 and 5.10, the current transfer 
ratios and output current swing are very slightly close with the pre-layout 
simulations. The frequency ranges decreases between the values of 57 and 94 MHz 
when compared with the pre-layout simulations. Post-layout simulation results of 
ZC-VDCC are summarized in Table 5.3.   
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Figure 5.8 :  Layout of  ZC-VDTA. 
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Figure 5.9 : Post-layout AC simulation result of ZC-VDCC. 
 
 
Figure 5.10 : Post-layout DC simulation result of ZC-VDCC. 
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Table 5.3 : Post-layout simulation results of ZC-VDCC.  
Results Schematic Post-layout 
Supply voltage ±0.9 V ±0.9 V 
Power dissipation  1.655 mW  1.651 mW 
Current gain (IZ+/IX) 1.0257 1.0258 
Current gain (IZ-/IX) 1.0729 1.073 
Current transfer ratio (IZC/IZ+) 1.025759 1.025781 
f-3dB for (IZ+/IX) 539.789 MHz 470.811 MHz 
f-3dB for (IZ-/IX) 467.985 MHz 410.52 MHz 
f-3dB for gmz+ 
f-3dB for gmzc 
627.013 MHz 
513.129 MHz 
533.234 MHz 
442.0134 MHz 
Area - 68 µm x 23 µm 
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6.  CONCLUSION AND RECOMMENDATIONS 
In recent times, number of new active elements for analog signal processing were 
introduced. In this thesis, CMOS realization of novel alternative active elements and 
their design applications in 0.18 µm AMS design kit were presented. As a new active 
elements, z-copy voltage differencing buffered amplifier (ZC-VDBA), z-copy 
voltage differencing transconductance amplifier (ZC-VDTA) and z-copy voltage 
differencing current conveyor (ZC-VDCC) were realized in CMOS technology.  
In chapter 2, the investigation started with CMOS implementation of analog 
fundamental blocks which are operational transconductance amplifier (OTA), third 
generation current conveyor (CCIII), voltage buffer and dual output second 
generation current conveyor (DO-CCII). Three different types of OTA structures, 
symmetrical, cascode and Arbel-Goldminz output stage, and two different types of 
CCIII structures were presented in this chapter.  
These fundamental building blocks are then used for designing new alternative active 
blocks (ZC-VDBA, ZC-VDTA, ZC-VDCC) in chapter 3. 
The feasibility of the proposed CMOS implementation of new active elements are 
shown on design examples in chapter 4. Novel structure of current-mode second 
order KHN filter based on ZC-VDBA was proposed in this thesis. The proposed 
filter topology was designed for f0=10 MHz and Q=0.707. In the application section, 
the thesis also was focused on third-order elliptic filter prototype on the principle of 
inductor replacement by floating inductance simulator based on ZC-VDTA. The 3 
dB cut-off frequency of the filter prototype was chosen as 5 MHz. Two novel single-
input dual-output filter structures employing one ZC-VDCC are also proposed. The 
proposed filters permit independent electronic adjustment of ߱଴, ܳ and enjoy low 
sensitivity and good linearit features. 
In the last part of the thesis, layout drawings and extracted netlists were created for 
post-layout simulations. Full RC coupled extracted netlists for new alternative active 
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elements were tested with post-layout simulations and behaviors were compared 
schematic versions. 
The proposed CMOS structure for new alternative active elements (ZC-VDBA, ZC-
VDTA, ZC-VDCC) operates with the power supplies of ±0.9 V and consumes 1.274 
mW, 1.25 mW and 1.65 mW, which are suitable for low-voltage and low-power 
operation. The proposed new active elements can provide IC designers alternative 
possibilities in analog circuit realization. 
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